

Application No.: 10/604,627
Docket NO.: 11112-US-PA

REMARKS

Present Status of the Application

This is a full and timely response to the outstanding non-final Office Action mailed on March 29, 2004. It is noted with great appreciation that the Examiner considers claims 3 and 6 as being allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The Office Action, however, rejected claims 1-2, 4-5 and 7-9 under 35 U.S.C. § 102(b) as being anticipated by Admitted Prior Art Fig. 1. The Office Action has also objected to the drawings and the specification because of informalities.

The specification and the claim have been amended to correct various typographical errors and to clear up matters of form. Applicants have also added new claims 10-17. Applicants believe that the foregoing amendments do not introduce new matter.

Upon entry of the amendment in this response, claims 1-17 remain pending. Applicants have most respectfully considered the remarks set forth in this Office Action. Regarding the anticipation rejection, it is however strongly believed that the cited reference is deficient to adequately teach the claimed features as recited in the pending claims. The reasons that motivate the above position of the Applicants are discussed in detail hereafter, upon which reconsideration of the claims is most earnestly solicited.

Application No.: 10/604,627
Docket NO.: 11112-US-PA

Discussion of the Drawing Objection

The Office Action objected to the Drawings as failing to comply with 37 CFR 1.84(p)(4) because the reference characters "304" and "340" have been used to designate reset line in paragraph [0037].

The reference character "304" is used to designate the reset line in an embodiment that is being described in Figs. 3-6, while the reference character "340" is used to designate the reset line in another embodiment that is being described in Fig. 8. Although both reference characters are used to designate an element that serves as a reset line, the reset line in the former embodiment is actually a doped region formed in the word line 302, while the reset line in the latter embodiment is metal formed on the surface of the word line 302.

Therefore, Applicants respectfully submit to the Office that element "304" and element "340" are not really the same part of an invention, and different reference characters shall be used to designate the different parts of the invention. Withdrawal of the objection is hereby requested.

The Office Action objected to the Drawings because the "}" symbol is faded in Figure 3A.

Applicants respectfully submit to the Office that the "}" symbol is not present in Figure 3A of our copy of the specification. Applicants have learned that unknown marks periodically appear on an e-filing (an electronically filed) application, wherein such unknown marks, what we believe, are created by the EFS instead during submission (electronic filing system) because no

Application No.: 10/604,627
Docket NO.: 11112-US-PA

such marks appear on the printout of the specification before or after the submission of the application. Attached, for your review, please find a copy of the printout of the specification. Reconsideration of the objection is courteously solicited.

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference sign(s) not mentioned in the description : 120 in Figure 1 and 420 in Figures 7-7A and 9.

Applicants have amended the specification to include the reference signs 120 and 420 for elements as depicted in Figure 1 and Figures 7-7A, 9, respectively. Reconsideration and withdrawal of the objection are respectfully considered.

Discussion of Specification Objections

The various informalities in the specification and the abstract have been amended according to the Examiner's suggestion. Reconsideration of the objections is respectfully requested.

Discussion of Office Action Rejections

The Office Action rejected claims 1-2, 4-5, and 7-9 under 35 U.S.C. 102(a,b) as being anticipated by Admitted Prior Art Figure 1.

Applicant respectfully traverse the rejection as applied to the pending claim 1 for at least the reasons set forth below.

Application No.: 10/604,627
Docket NO.: 11112-US-PA

To anticipate a claim, the reference must teach each and every element of the claim.
M.P.E.P. § 2131.

Claim 1 provides a resistance random access memory structure comprising a plurality of word lines, a plurality of reset lines, a dielectric layer, a plurality of memory units and a plurality of bit lines, and further recites a limitation that “...bottom electrodes of said memory units in a same column being coupled to one of said reset lines ...”. As clearly illustrate in Figure 3 and Figure 3A, the reset line 304 is formed laterally extended along the word line, and the memory units 314a are coupled to the same reset line 304 as shown in Figure 6A. In the admitted prior art Figure 1, each memory unit 107 is coupled to an individual P+ region 104.

For at least these reasons, Applicants respectfully assert that claim 1 patentably define over the Admitted Prior Art. Since claims 2, 4-5, and 7-9 are dependent claims which further define the invention recited in claim 1, Applicant respectfully assert that these claim is also in condition for allowance. Therefore, reconsideration and withdrawal of these rejections are respectfully requested.

Newly added claims

Applicants have added claim 10, which are written in independent form, reciting the all limitations in claim 1 and incorporating the subject matter of claim 6 which the Examiner considered as allowable subject matter. Claims 11-17 are dependent claims, so as to further limit

Application No.: 10/604,627
Docket NO.: 11112-US-PA

the claimed subject matter of claim 10 of the present invention. Therefore, it is submitted that claims 10-17 are in condition for allowance.

Application No.: 10/604,627
Docket NO.: 11112-US-PA

CONCLUSION

For at least the foregoing reasons, it is believed that the presently pending claims 1-17 are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Respectfully submitted,

Date :

June 23, 2004

Belinda Lee

Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office
7th Floor-1, No. 100
Roosevelt Road, Section 2
Taipei, 100
Taiwan
Tel: 011-886-2-2369-2800
Fax: 011-886-2-2369-7233
Email: belinda@jciigroup.com.tw
Usa@jciigroup.com.tw

Electronic Version

Stylesheet Version v1.1.1

Description

[RESISTANCE RANDOM ACCESS MEMORY AND METHOD FOR FABRICATING THE SAME]

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the priority benefit of Taiwan application serial no. 92115025, filed June 03, 2003.

BACKGROUND OF INVENTION

[0002] 1. Field of the Invention

[0003] This invention generally relates to a semiconductor device and method for fabricating the same, and more particularly to a resistance random access memory ("RRAM") device and method for fabricating the same.

[0004] 2. Description of the Related Art

[0005] Colossal magneto resistive ("CMR") thin films and oxidation thin films having Perovskite structure are resistance-reversible materials which can be applied to reversible switching process. For colossal magneto resistive thin film, when a positive impulse (voltage) is applied to it, its resistance is programmed to high resistance; when a negative impulse (voltage) is applied, its resistance is programmed to low resistance. For the oxidation thin film having Perovskite structure, when a positive impulse (current) is applied to it, its resistance is programmed to low resistance; when a negative impulse (current) is applied to it, its resistance is programmed to high resistance. Because of their resistance-reversible features, both materials can be applied to memory devices for resistance random access memory ("RRAM"). Furthermore, because the resistance will not change even after the power source has been disconnected, RRAM is a non-volatile memory device.

[0006] A prior art discloses the application of colossal magneto resistive thin films and oxidation thin films having Perovskite structure to memory devices. See W.W.Zhuang, W.Pan, B.D.Ulrich, J.J.Lee, L.Stecker, A.Burmester, D.R.Evants, S.T.Evans, S.T., Hsu,

file:///C:/Program%20Files/USPTO/ePAVE/efiling/2003/2003Aug/11112/11112-trans.xml 6/23/2004

M.Tajiri, A.Shimaoka, K.Inoue, T.Naka, N.Awaya, K.Sakiyama, Y.Wang, S.Q.Liu, N.J.Wu, and A.Ignatiev, "Novell Colossal Magnetoresistive Thin Film Nonvolatile Resistance Random Access Memory (RRAM)", IEDM, 2002 and Y.Watanabe, J.G.Bednorz, A.Bietsch, Ch.Gerber, D.Widmer, and A.Beck, "Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO_3 single crystals", vol. 78, no. 23, 2001, Applied Physics Letters.

[0007] FIG.1 shows a cross-section of a conventional RRAM device. This RRAM device is a Type 1R1D (one resistor one diode) memory device. It includes a word line (N type region) 102 in substrate 100, a plurality of P+ regions 104 and N+ region 106, wherein word line 102 and P+ region 104 constitute a diode. A dielectric layer 114 is set on substrate 100. A plurality of memory units 107 are set in dielectric layer 114, wherein each memory unit 107 includes a bottom electrode 108, a top electrode 110, and a resistive film 112 between the bottom electrode 108 and the top electrode 110. Furthermore, there is a word line contact window 116 in dielectric layer 114. One end of word line contact window 116 is electrically connected to N+ region; the other end is electrically connected to a conducting line 116 on the surface of dielectric layer 114 so that the word line 102 can electrically connects with external circuits. Furthermore, there is a bit line 118 formed on dielectric layer 114 for electrically connecting with top electrode 110 of the memory unit 107.

[0008] Another conventional RRAM device Type 1R1T (one resistor one transistor) memory device is shown in FIG.2. This memory device includes a plurality of N+ regions 202 and 204 in substrate 200, wherein N+ region is a common line. A dielectric layer 220 is set on substrate 200. Dielectric layer 220 includes a plurality of memory units 207, a plurality of gate structures (word lines) 212 and a plurality of contact windows 214 and 216. Each memory unit includes a bottom electrode 206, a top electrode 208 and a resistive film 210; each memory unit is set on the surface of each N+ region. Gate structure 212 and N+ regions 202 and 204 constitute a transistor. Contact windows 214 and 216 are electrically connected to the gate structure 212 and the common line 204 respectively so that the gate structure 212 and the common line 204 can connect with the external circuits. Furthermore, there is a bit line 218 formed on dielectric layer 220 for electrically connecting with the top electrode 208 of the memory unit 207.

- [0009] Type 1R1T RRAM uses the transistor to easily control the reading/programming operations of the memory device. However, the size of Type 1R1T RRAM is too big. If F represents the critical dimension ("CD"), the minimum size of Type 1R1T RRAM is $6F^2$.
- [0010] For Type 1R1D RRAM, the minimum size is $4F^2$, which is smaller than Type 1R1T RRAM. Hence, Type 1R1T RRAM has a higher integration density. Type 1R1T RRAM uses the diode to control the reading/programming operations. Because the diode only allows to be turned on in one direction, the data in the memory device cannot be erased or reset after being programmed.

SUMMARY OF INVENTION

- [0011] An object of the present invention is to provide a resistance random access memory and method of fabricating the same to make Type 1R1T RRAM erasable and programmable.
- [0012] Another object of the present invention is to provide a high integration solution for a resistance random access memory and method of fabricating the same.
- [0013] The present invention provides a resistance random access memory structure, comprising: a plurality of word lines in a substrate; a plurality of reset lines coupled to the word lines; a dielectric layer on the substrate; a plurality of memory units in the dielectric layer, each of the memory units includes a bottom electrode, a top electrode and a resistive thin film between the top electrode and the bottom electrode, the top electrodes of the memory units in a same column being coupled to one of the reset lines; and a plurality of the bit lines on the memory units, the top electrodes of the memory units in a same row being coupled to one of the bit lines.
- [0014] In a preferred embodiment of the present invention, there are a plurality of word line contact windows and a plurality of reset line contact windows in the dielectric layer; each of the word line contact windows is coupled to one of the word lines; each of the reset line contact windows is coupled to one of the reset lines.
- [0015] The present invention also provides a method for fabricating a resistance random access memory, comprising the steps of: forming a plurality of word lines in a substrate; forming a plurality of reset lines, each of the reset lines being coupled to

file://C:\Program%20Files\USPTO\ePAVE\efiling\2003\2003Aug\11112\11112-trans.xml 6/23/2004

one of the word lines; forming a plurality of memory units on the substrate, each of the memory unit including a bottom electrode, a top electrode, and a resistive thin film between the top electrode and the bottom electrode, the bottom electrodes of the memory units in a same column being coupled to one of the reset lines; forming a dielectric layer on the substrate, the dielectric layer exposing the memory units; and forming a plurality of bit lines on the memory units, the top electrodes of the memory units in a same row being coupled to one of the bit lines.

- [0016] In a preferred embodiment of the present invention, the steps of forming the memory units and the bit lines include forming a stack layer on the surface of each of the reset lines; forming the dielectric layer on the substrate, the dielectric layer exposing the stack layers; forming a conducting layer on the dielectric layer and the stack layers; and patterning the conducting layer that are perpendicular to the word lines and the stack layers to form the bit lines and the memory units.
- [0017] In a preferred embodiment of the present invention, further comprising forming a plurality of word line contact windows and reset line contact windows in the dielectric layer. Each of the word line contact windows is coupled to one of the word lines; each of the reset line contact windows is coupled to one of the reset lines.
- [0018] The present invention provides an improved Type 1R1D RRAM and its size is smaller than Type 1R1T RRAM. Because the present invention provides reset lines for Type 1R1D RRAM, it can overcome the non-programmability of the conventional Type 1R1D RRAM.
- [0019] The above is a brief description of some deficiencies in the prior art and advantages of the present invention. Other features, advantages and embodiments of the invention will be apparent to those skilled in the art from the following description, accompanying drawings and appended claims.

BRIEF DESCRIPTION OF DRAWINGS

- [0020] FIG.1 shows a cross-section of a conventional resistance random access memory device.
- [0021] FIG.2 shows a cross-section of another conventional resistance random access memory device.

- [0022] FIGs.3-6 are top views of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0023] FIGs.3A-6A are cross-sections (along A-A") of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0024] FIGs.3B-6B are cross-sections (along B-B") of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0025] FIG.7 is a top view of a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0026] FIGs.7A-7B are cross-sections (along A-A' and B-B') of a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0027] FIG.8 is a cross-section of a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0028] FIG.9 is a cross-section of a resistance random access memory in accordance with another preferred embodiment of the present invention.

DETAILED DESCRIPTION

- [0029] FIGs.3-6 are top views of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention. FIGs.3A-6A are cross-sections (along A-A') of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention. FIGs.3B-6B are cross-sections (along B-B') of the process of fabricating a resistance random access memory in accordance with a preferred embodiment of the present invention.
- [0030] Referring to FIGs.3, 3A, and 3B, a substrate 300 such as N-type substrate is provided. Then isolated regions 301 are formed in substrate 300. P-type doped regions 302 then are formed between the isolated regions 301 as word lines. The N+ doped region 304 and a P+ doped region 306 are formed in word line 302. The N+ doped region 304 and the P+ doped region 306 constitutes a diode. The N+ doped region 304 is

file://C:\Program%20Files\USPTO\ePAVE\efiling\2003\2003Aug\11112\11112-trans.xml 6/23/2004

also used as a reset line. The P+ doped region 306 provides the electrical connection between the word line 302 and the subsequently formed word line contact window. In a preferred embodiment of the present invention, P region 302, N+ region 304, and P+ region 306 are formed by ion implantation.

[0031] Later, a stack layer 314 is formed on substrate 300, wherein the stack layer 314 is formed on the surface of reset line 304 along the direction of the word line 302 and the reset line 304. Each stack layer 314 includes a bottom electrode 308, a top electrode 310, and a resistive thin film 312 between the bottom electrode 308 and the top electrode 310. In a preferred embodiment of the present invention, the resistive thin film 312 are resistance-reversible materials such as colossal magnet resistive thin films (e.g., PCMO thin film ($\text{Pr}_{0.7}\text{Cr}_{0.3}\text{MoO}_3$)), oxidation films having Perovskite structure (e.g., Nb_2O_5 , TiO_2 , TaO_5 , NiO), or oxidation film such as SrTiO_3 :Cr; the material of bottom electrode 308 and the top electrode 310 is comprised of a metal such as platinum or gold.

[0032] Referring to FIGs. 4, 4A, and 4B, a dielectric layer 316 is formed on the substrate 300 to cover the isolated region 301 except on the stack layer 314, exposing the stack layer 314. In a preferred embodiment of the present invention, the material of dielectric layer 316 can be comprised of a silicon dioxide or a low-k materials; a dielectric layer 316 is formed by depositing a dielectric material layer (not shown in the figures) and then using CMP or etching back to remove a portion of the dielectric material layer until stack layer 314 is exposed.

[0033] Then a word line contact window 318 and a reset line contact window 320 are formed in dielectric layer 316, wherein contact window 318 is coupled to the word line 306, and the reset line contact window 320 is coupled to the reset line 304. In a preferred embodiment of the present invention, the word line contact window 318 and the reset line contact window 320 are formed by patterning (by photolithography and etching process) the dielectric layer 316 to expose the P+ region 306 and the N+ region 304 and then filling the openings with a conductive material.

[0034] Referring to FIGs. 5, 5A, and 5B, a conducting layer 322 is formed to cover the stack layer 314, the dielectric layer 316, and the contact windows 318 and 320. Then a patterned photoresist layer 324 is formed to cover a predetermined region for bit

lines and other conducting lines. The patterned photoresist layer 324 is in the direction perpendicular to the word line 302.

[0035] Referring to FIGs. 6, 6A, and 6B, an etching process is performed by using photoresist layer 324 as a mask to pattern conducting layer 322 and thus to form bit line 326 and other conducting lines 328 and 330. During the etching process, the stack layer 314 is also patterned to form memory units 314a (including top electrode 310a, the resistive thin film 311a, and the bottom electrode 308a). Because the bottom electrode 308a of each memory unit in a same column connects together via the reset line 304, therefore the bottom electrode 308 is not required to be patterned. Bit line 326 connects all the memory units in a same row. Furthermore, the word line contact window 318 is coupled to the conducting line 328 so that word line 302 can electrically connect with the external circuits; the reset line contact window 320 is coupled to the conducting line 330 so that the reset line 304 can electrically connect with the external circuits.

[0036] An isolated layer (not shown in the figures) is then formed to fill the gaps between the memory units 314a and between the bit lines 326. Then the interconnect and the bonding pad process will be performed.

[0037] It should be noted that the diode constituted by reset line 304 and word line 302 could be replaced by a Schottky diode. Referring to FIG. 8, after the word line 302 is formed, the reset line 340 is formed on the surface of the corresponding word line 302, wherein the material of reset line 340 is metal. Hence, the reset line 340 and the word line 302 (metal-semiconductor junction) constitutes a Schottky diode.

[0038] The aforementioned embodiments choose a certain doped type of semiconductor material for the substrate 300, the word line 302, the reset line 304, and the doped region 306. One skilled in the art may use a semiconductor material doped with a different type of dopants to implement this invention. For example, one skilled in the art can use P-type substrate 300, a N-type word line 302, a P+ doped reset line 304 and a N+ doped region 306.

[0039]

Hence, the resistance random access memory in accordance with a preferred embodiment of the present invention includes the substrate 300, the isolated region

301, the word line 302, the reset line 304 (or 340), the doped region 306, the memory unit 314a, the dielectric layer 316a, the word line contact window 318, the reset line contact window 320, the bit line 326, and the conducting lines 328 and 330.

[0040] Isolated region 301 is set in the substrate 300. Word line 302 is set in the substrate 300 and is positioned between two vicinal isolated regions 301. The reset line 304 is set within a portion of the word line 302 and the ion type of reset line 304 is opposite to that of word line 302 in order to constitute a diode (FIG.6A.) Further, the reset line 340 can be set on the surface of the corresponding word line 302, wherein the material of the reset line 340 is metal. Hence, the reset line 340 and the word line 302 (metal-semiconductor junction) constitutes a Schottky diode (FIG.8.) The doped region 306 is set in the word line 302, wherein the ion types of doped region 306 and word line 302 are the same in order to improve the connection between the word line 302 and the subsequently formed word line contact window.

[0041] The dielectric layer 316a is set on substrate 300. The memory unit 314a, the word line contact window 318 and the reset line contact window 320 are set in the dielectric layer 316a. The memory unit 314a is set on the surface of reset line 304 (or 340). Each memory unit 314a includes a bottom electrode 308, a top electrode 310a and a resistive thin film 312a between the bottom electrode 308 and the top electrode 310a. In a preferred embodiment of the present invention, the resistive thin film 312 is comprised of a resistance-reversible material such as colossal magnet resistive thin films or oxidation films having Perovskite structure. The word line contact window 318 is coupled to the doped region 306 and the word line 302; the reset line contact window is coupled to the reset line 304 (or 340).

[0042] Bit line 326 is set on the memory unit 314a. The bit line 326 is perpendicular to the extension of the word line 302 and connects the memory units in a same row. Furthermore, the conducting lines 328 and 330 are set on the dielectric layer 316a to make the word line 302 and the reset line 304 (or 340) electrically connect with the external circuits.

[0043] In another preferred embodiment of the present invention, the resistance random access memory of the present invention can be fabricated according to another embodiment. FIG.7 is a top view of a resistance random access memory in accordance

with a preferred embodiment of the present invention. FIGs. 7A-7B are cross-sectional views (taken along line A-A" and line B-B") of a resistance random access memory in accordance with a preferred embodiment of the present invention. Referring to FIG. 7, 7A, and 7B, Isolated regions 401 are formed in the substrate 400. Then P-type doped regions 402 are formed in the substrate 400 as word lines. Then the N+ doped regions 404 and the P+ doped regions 406 are formed in the word lines 402. The N+ doped region 404 and the P doped region 402 constitutes a diode. The N+ doped region 404 is also used as a reset line. The P+ doped region 406 is formed for improving the connection between the word line 402 and the subsequently formed word line contact window.

[0044] Then memory units 414 are formed on the substrate 400. Each memory unit 414 includes a bottom electrode 408, a top electrode 410 and a resistive thin film 412 between the bottom electrode 408 and the top electrode 410. In a preferred embodiment of the present invention, the resistive thin film 412 is comprised of a resistance-reversible material such as a colossal magnet resistive thin films or oxidation films having Perovskite structure. In a preferred embodiment of the present invention, the memory units 414 are formed by depositing a bottom electrode layer, a resistive thin film layer and a top electrode layer, and then patterning them by performing photolithography and etching processes to form a plurality of memory units 414.

[0045] The a patterned conducting layer is formed on dielectric layer 416 to form the bit line 426 and the conducting lines 428 and 430. The bit line 426 is positioned perpendicular to the extension of word line 402 and connects with the memory units 414 in the same row. Furthermore, the conducting lines 428 and 430 are coupled to the word line contact window 418 and the reset line contact windows respectively to make the word line 402 and the reset line 404 electrically connect with the external circuits.

[0046] The aforementioned embodiments choose a certain doping type semiconductor material for the substrate 400, the word line 402, the reset line 404, and the doped region 406. One skilled in the art may use the opposite type of semiconductor material to implement this present invention.

- [0047] It should be noted that the diode constituted by the reset line 404 and the word line 402 could be replaced by a Schottky diode. Referring to FIG. 9, after the word line 402 is formed, the reset line 440 is formed on the surface of the corresponding word line 402, wherein the material of reset line 440 is comprised of a metal. Hence, the reset line 340 and the word line 402 (metal-semiconductor junction) constitutes a Schottky diode.
- [0048] The present invention provides an improved Type 1R1D RRAM and its size is smaller than Type 1R1T RRAM. Because the present invention provides reset lines for Type 1R1D RRAM, it can overcome the non-programmability of the conventional Type 1R1D RRAM.
- [0049] The above description provides a full and complete description of the preferred embodiments of the present invention. Various modifications, alternate construction, and equivalent may be made by those skilled in the art without changing the scope or spirit of the invention. Accordingly, the above description and illustrations should not be construed as limiting the scope of the invention which is defined by the following claims.

Claims

- [c1] 1. A resistance random access memory structure, comprising:
a plurality of word lines in a substrate;
a plurality of reset lines coupled to said word lines;
a dielectric layer on said substrate;
a plurality of memory units in said dielectric layer, each said memory including a bottom electrode, a top electrode, and a resistive thin film between said top electrode and said bottom electrode, said bottom electrodes of said memory units in a same column being coupled to one of said reset lines; and
a plurality of said bit lines on said memory units, said top electrodes of said memory units in a same row being coupled to one of said bit lines.
- [c2] 2. The resistance random access memory structure of claim 1, wherein said reset lines are set in said word lines, the ion type of said reset lines being opposite to the ion type of said word lines.
- [c3] 3. The resistance random access memory structure of claim 1, wherein said reset lines are set on the surface of said word lines, and wherein the material of said reset lines is comprised of a metal.
- [c4] 4. The resistance random access memory structure of claim 1, further comprising a plurality of word line contact windows in said dielectric layer, wherein each of said word line contact windows are coupled to one of said word lines.
- [c5] 5. The resistance random access memory structure of claim 4, further comprising a plurality of doped regions in said word lines, wherein each of said doped regions are coupled to one of said word line contact windows, and wherein an ion types of said doped regions and said word lines is same.
- [c6] 6. The resistance random access memory structure of claim 1, further comprising a plurality of reset line contact windows in said dielectric layer, each of said reset line contact windows being coupled to one of said reset lines.
- [c7] 7. The resistance random access memory structure of claim 1, wherein said

memory units in a same column are set on a surface of said reset lines.

- [c8] 8. The resistance random access memory structure of claim 1, wherein said resistive thin film material is resistance-reversible.
- [c9] 9. The resistance random access memory structure of claim 1, wherein said resistive thin film material is selected from colossal magneto resistive thin films and oxidation thin films having Perovskite structure.
- [c10] 10. A method for fabricating a resistance random access memory, comprising the steps of:
forming a plurality of word lines in a substrate;
forming a plurality of rest lines, each of said rest lines being coupled to one of said word lines;
forming a plurality of memory units on said substrate, each of said memory unit including a bottom electrode, a top electrode, and a resistive thin film between said top electrode and said bottom electrode, said bottom electrodes of said memory units in a same column being coupled to one of said reset lines;
forming a dielectric layer on said substrate, said dielectric layer exposing said memory units; and
forming a plurality of bit lines on said memory units, said top electrodes of said memory units in a same row being coupled to one of said bit lines.
- [c11] 11. The method for fabricating a resistance random access memory of claim 10, wherein said reset lines are set in said word lines, and wherein an ion type of said reset lines is opposite to an ion type of said word lines.
- [c12] 12. The method for fabricating a resistance random access memory of claim 10, wherein said reset lines are set on the surface of said word lines, and wherein a material of said reset lines is comprised of a metal.
- [c13] 13. The method for fabricating a resistance random access memory of claim 10, wherein said steps of forming said memory units and said bit lines include:
forming a stack layer on the surface of each of said reset lines;
forming said dielectric layer on said substrate, said dielectric layer exposing said stack layers;

forming a conducting layer on said dielectric layer and said stack layers; and patterning perpendicularly to said word lines said conducting layer and said stack layers to form said bit lines and said memory units.

- [c14] 14. The method for fabricating a resistance random access memory of claim 10, after said step of forming said dielectric layer, further comprising a step of forming a plurality of word line contact windows in said dielectric layer, wherein each of said word line contact windows is coupled to one of said word lines.
- [c15] 15. The method for fabricating a resistance random access memory of claim 10, after said step of forming said word lines, further comprising a step of forming a doped region in each of said word line, wherein each of said doped regions is coupled to one of said word line contact windows, and wherein an ion types of said doped regions and said word lines is same.
- [c16] 16. The method for fabricating a resistance random access memory of claim 10, after said step of forming said dielectric layer, further comprising a step of forming a plurality of reset line contact windows, wherein each of said reset line contact windows is coupled to one of said reset lines.
- [c17] 17. The method for fabricating a resistance random access memory of claim 10, wherein said resistive thin film material is resistance-reversible.
- [c18] 18. The method for fabricating a resistance random access memory of claim 17, wherein said resistive thin film material is selected from colossal magneto resistive thin films and oxidation thin films having Perovskite structure.

[RESISTANCE RANDOM ACCESS MEMORY AND METHOD FOR FABRICATING THE SAME]

Abstract

The present invention provides a resistance random access memory structure, comprising a plurality of word lines in a substrate, a plurality of reset lines coupled to the word lines, a dielectric layer on the substrate, a plurality of memory units in the dielectric layer. Each of the memory units includes a bottom electrode, a top electrode and a resistive thin film between the top electrode and the bottom electrode. The top electrodes of the memory units in a same column are coupled to one of the reset lines and a plurality of the bit lines on the memory units. The bottom electrodes of the memory units in a same row are coupled to one of the bit lines. Because the present invention provides reset lines for Type 1R1D RRAM, it can overcome the non-erasable of the conventional Type 1R1D RRAM.